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Abstract
We developed a new front-end applicatin specific integrated circuit (ASIC) for the upgrade of the
Maia x-ray microprobe. The ASIC instruments 32 configurable front-end channels that perform either
positive or negative charge amplification, pulse shaping, peak amplitude and time extraction along with
buffered analog storage. At a gain of 3.6 V/fC, 1 µs peaking time and a temperature of 248 K, an
electronic resolution of 13- and 10 a rms was measured at with and without a SDD sensor respectively.
A spectral resolution of 170 eV FWHM at 5.9 keV was obtained with an 55Fe source. The channel
linearity was better than ± 1 % with rate capabilities up to 40 kcps. The ASIC was fabricated in a
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2commercial 250 nm process with a footprint of 6.3 mm x 3.9 mm and dissipates 167 mW of static
power.
Index Terms
Application-Specific Integrated Circuit, ASIC, Front-end, Mixed signal, Detector, Spectroscopy
(XFS), Diffraction (EDX), Synchrotron applications.
I. INTRODUCTION
Cost effective and non-destructive elemental mapping of complex material matrices with
minimal sample preparation have attracted significant interest across a wide range of disciplines
and industries. As a result, high resolution elemental x-ray analysis has become one of the
mainstream analytical tools used in exploration, industrial production, pharmaceuticals, forensics,
arts and archaeology where quality, safety, and authenticity are of high importance [1]–[4].
Advances in x-ray sensors and application-specific integrated circuits (ASICs) have played an
integral role in the deployment of this technique [5]–[8]. Maia, a compact multichannel x-ray
microprobe with a large detector solid angle and high throughput data acquisition system, offered
the capacity for rapid sample analysis [9], [10]. In its construct, Maia incorporates an array
of 384 silicon pin diode that are read out by twelve high energy multi-element spectrometer
(HERMES) front-end ASICs and twelve simultaneous capture of events with programmable
timing and energy readout (SCEPTER) ASICs. In this two-ASIC solution, HERMES provides
low noise charge preamplification and shaping [11] while SCEPTER performs amplitude and
timing measurements for each channel along with multiplexing and event buffering [12], [13].
The HERMES front-end ASIC is optimized in a 350 nm CMOS technology for an array
of silicon pin diode sensors with pixel capacitance of ≈ 1 pF and leakage current of about
0.5 nA/cm2 at 27 ◦C. The noise contribution from the sensor constrained the resolution of the
instrument. To better resolve low energy and closely spaced fluorescence photon lines, the Maia
detector is being upgraded with new detectors, a new front-end ASIC developed in 250 nm
CMOS technology and a high speed readout and processing module (RPM).
The new detector is prototyped as two modular assemblies. The first configuration incorporates
linear silicon drift detectors (SDDs). This upgrade is facilitated by a multi-amplifier readout
system (MARS) ASIC prototype with selectable energy windows of 12.5 keV, 25 keV, 37.5 keV
and 75 keV in silicon. The second configuration implements germanium strip detectors. These
3Fig. 1. Photograph of the 32 anode linear SDD, with a zoom of the row of the anode pads.
sensors are read out by a high energy MARS (HEMARS) ASIC with selectable energy windows
of 25 keV, 50 keV, 100 keV and 200 keV in germanium. Each upgrade option requires either
the MARS or HEMARS ASIC for charge preamplification, shaping and signal extraction. The
RPM is common to both.
This paper is organized as follows. In section II, an overview of the linear SDD and germanium
strip sensors is presented. This is followed by section III with an architectural description of the
MARS and HEMARS front-end ASICs. The experimental setup and the corresponding results
are discussed in sections IV and V respectively. We conclude with a summary of our findings
and an assessment of the future work required to improve the design.
II. SENSORS FOR FLUORESCENCE SPECTROSCOPY
A. Silicon Drift Detector
At Brookhaven National Laboratory, we fabricated a multi-anode linear SDD shown in Figure
1. SDDs are characterized by very small anode capacitance [5] on the order of 50 fF. Since
the anodes are very close to the edge of the chip, the wire-bonds to the MARS ASIC can be
relatively short, therefore, adding a small parasitic capacitance (of approximately 100 fF). The
layout of this particular linear SDD is based on the design suggested in [14], where, on the
front side, a series of parallel sawtooth-shaped cathodes drives the electrons to the anode, while
preventing the lateral diffusion of the electron cloud. The cathodes are connected to each other
by means of integrated resistors, so that only the cathodes closest to and farthest from the anode
4row need to be biased at about -10 V and -150 V respectively. The maximum drift length of
the electrons is 1 cm. Differing from the design in [14], the back side is a uniform p+ implant,
meant to be a thin entrance window for the x-rays, as is the norm with SDDs for spectroscopic
applications [15], [16]. The entrance window is biased in the range of -60 V to -80 V, close to
the depletion voltage of the substrate. The anodes are at a pitch of about 150 µm, which matches
the MARS ASIC channel pitch. The sensor has an anode leakage current of about 200 pA at
room temperature, dominated by the surface leakage current.
B. Germanium Strip Sensor
We used the MARS and HEMARS ASICs for the testing and development of germanium
strip detectors for a variety of synchrotron applications. Germanium has been the material of
choice for high-energy x-ray and gamma ray detection. The availability of detector grade crystal
is pivotal in the development of efficient detectors that can operate at or near the Fano limit. The
strip sensors used in this work are fabricated at Forschungszentrum Julich [17] and are based
on a process that relies on trenching for strip isolation. These detectors are 3 mm thick and are
biased just below 300 V for full depletion. The first detector system built with 12 MARS ASICs
and 384 strips has a sensor geometry of 8 mm long strips separated by 30 µm wide trenches for
a pitch of 0.125 mm. The sensor is mounted in thermal contact with a cold finger and insulating
ceramic standoffs isolates the readout board from the cold plate. The ASICs are connected to
the sensor through wire-bonds as shown in Figure 2. A silicon diode mounted near to the ASICs
as a temperature monitor shows a temperature of about 223K while the sensor is at 100K.
III. ASIC ARCHITECTURE
The MARS ASIC is developed to readout SDDs with adjustable energy windows from 12.5
keV to 75 keV in Silicon. The 37.5 keV and 75 keV energy windows are initially used to
prototype germanium based detection systems. Subsequently, we developed a high energy multi-
amplifier readout system (HEMARS) with energy settings from 25 keV to 200 keV in germanium.
The architecture of the ASICs builds on the design presented in [8]. These new front-ends are
optimized to process either positive or negative charge with continuous event driven readout.
That is, each channel performs signal processing and readout independent of the others for high
throughput. The informational value afforded by the architectural description that ensues applies
5Fig. 2. 384- Germanium strip wire-bonded to the MARS ASIC
equally to MARS and HEMARS as they differ only in topology due to the optimization of their
respective signal processing chains for either silicon or germanium sensors.
A. MARS and HEMARS Chip Level Architecture
A block diagram of the MARS/HEMARS ASIC is shown in Figure 3. The chip comprises a
configuration register, a test pulse generator, a bias, two digital-to-analog converters, thirty two
6Fig. 3. MARS and HEMARS block diagram with 32 input channels. Through configuration registers, the ASICs implement
selectable gain and peaking times along with adjustable bias, DACs and test pulse generator. A global control logic arbitrates
data write-in, acquisition, channel readout and analog monitoring.
input channels, an analog monitor, three 32-to-1 multiplexers, a global logic and a differential
interface.
For bench top characterization or in situ debugging of the ASIC, an embedded test pulse
generator is used to inject positive or negative charge into the front-ends. An analog monitor
with an auxiliary port provides the capability to verify critical analog circuit blocks. For each
measurement setting, an adjustable bias network establishes the DC operating point of the circuits
according to the register configuration. The back end of the chip has a global control logic which
manages the ASIC during serial write-in, signal acquisition, event synchronization and readout.
The 32 input channels implement the option to process either electrons or holes with pro-
7grammable gains and adjustable peaking times. When a channel with an above threshold event
finds a peak, the global logic places a token in the channel and releases a flag to the external
readout and processing module. The token is used to control the channel multiplexers for sparse
readout of the peak amplitude, timing, corresponding address and flag status. Subsequently, the
external RPM digitizes the data on the bus. If multiple channels detect a peak, they are read out
sequentially from the lowest to the highest address. Since some channels are being read while
others are acquiring, the ASIC interface is fully differential to minimize digital pickup. The only
exception to the differential interface is the auxiliary monitor port which is used for the sole
purpose of debugging.
B. MARS Channel Architecture
The MARS front-end preamplifiers are optimized for 50 fF of input capacitance and leakage
currents from 100 fA to 1 nA. The input MOSFET operates at 475 µA of drain current with
a geometry (W/L) of 100.8 µm/0.36 µm [18]. The primary application is the readout of silicon
drift detectors that are sensitive to soft x-ray fluorescence photons.
The channel implementation of MARS is illustrated by the block diagram in Figure 4. The
signal processing chain in each of the 32 channels is organized in three sub-blocks that perform
the functions of charge preamplification, signal extraction and data multiplexing.
The multi-stage charge amplifier is designed with three cascading stages. The first stage
provides a charge gain of 38, the second charge gain stage is selectable between 14/3, 28/3,
14, and 28. The third stage serves as either a unity gain pass-through for negative charge or an
inversion for positive charge to ensure signal compatibility at the shaper input. Each amplifier
implements continuous adaptive reset in the feedback path followed by pole-zero cancellation
[19]. By default, the channels are sensitive to negative charge but the polarity can be changed
to positive charge sensitivity through a configuration register bit.
A fifth order shaper provides analog filtering with adjustable peaking times of 0.25 µs, 0.5
µs, 1 µs and 2 µs. The shaper implementation has one real pole, while two pairs of complex
conjugate poles are contributed to the constellation by two multiple feedback (MFB) stages [20].
Also, the shaper contributes a signal gain of ≈ 3.38 mV/fC to the signal for overall channel
gains of 0.6 V/fC, 1.2 V/fC, 1.8 V/fC and 3.6 V/fC. Baseline stabilization is realized with a
bandgap referenced baseline holder in feedback with the shaper [21].
8Fig. 4. The MARS channel architecture illustrating (a) a multi-stage charge amplifier with adaptive feedback and polarity
selection (b) a fifth order shaper with baseline holder (BLH), discriminatior with adjustable trim, peak detector (PD) and time
detector (TD) for signal extraction (c) a control logic with signal multiplexers.
Thresholds are set with a 10-bit DAC and baseline dispersions are compensated by a low
hysteresis discriminator with 5-bit trim per channel. The output of the discriminator serves as
a trigger for above threshold events, extraction of the shaped signal amplitude with the peak
detector (PD) and time over threshold (TOT) or time of arrival (TOA) measurements with the
time detector (TD).
The back-end of each channel is reserved for local registers, data multiplexers, and control
logic. During debugging and calibration, the configurations that are unique to the channel are
managed by local registers. Similarly, since each channel operates independent of the others,
the channel logic communicates with the global logic which arbitrates event acquisition and
continuous event driven (CED) readout. During acquisition, the control logic ensures that all
channels with events below threshold remain in acquisition mode. Further, if a channel finds a
peak, the control logic processes the peak and prepares the channel for readout and then notifies
the global logic of a successful event. The global logic sends a flag to the readout and processing
module (RPM) which responds by sampling the peak amplitude and timing while reading the
channel’s address and flag status simultaneously. After the readout is completed, the channel
9reset then returns to acquisition mode.
C. HEMARS Channel Architecture
The channel architecture of HEMARS is also represented by Figure 4. The front-end channels
are optimized for 50 fF of input capacitance and leakage currents from 100 fA to 1 nA. A charge
gain of 30 is implemented in the first preamplifier stage while the second stage is adjustable
to 7/4, 7/2, 7 and 14 respectively. The shaper contributes ≈ 3.51 mv/fC of gain. The overall
channel gain is programmable from 184-, 368-, 736- to 1472 mV/fC corresponding to 200-,
100-, 50- and 25 keV in germanium.
D. ASIC Prototype
A micrograph of the MARS ASIC is shown in Figure 5. There are thirty two analog inputs that
interface with the sensor. Each channel is laid out in a linear arrangement from preamplifiers,
shaper, peak and time detector to local register and logic. At the back-end of the chip are the
digital-to-analog converters (DACs), the global configuration registers and global logic. The low-
voltage differential signaling (LVDS) pads for the digital inputs and outputs are located on the
top right edge of the chip and isolated from the analog pads to prevent coupling. No pads are
allowed on the horizontal sides of the ASIC as the chips are abutted to match the sensor pixel
pitch in order to minimize spreading of the wire-bonds. The latter constrains the maximum die
cut size to 6.3 mm x 3.9 mm. Twelve MARS ASICs are required to read out the 384 anodes of
the Maia detector.
IV. ELECTRONIC HARDWARE INTEGRATION
The full signal processing hardware shown in Figure 6 is comprised of a readout and processing
module (RPM) that interfaces with either the HEMARS carrier board or the MARS carier board
through a rigid flex interconnect printed circuit board. The assembled system is used for ASIC
characterization, x-ray fluorescence spectroscopy and energy dispersive x-ray diffraction.
The RPM in Figure 6a includes a Xilinx R© Zynq-7000 SoC FPGA with dual ARM CortexTM-A9
processor running Debian Linux. The FPGA bitfile, linux kernel, and root file system are stored
on a micro SD card. For high speed data, two small form-factor pluggable (SFP) transceiver
slots are implemented. One slot is for an embedded event receiver that is compatible with the
timing system at the National Synchrotron Light Source II (NSLS II) at Brookhaven National
10
Fig. 5. A micrograph of the MARS ASIC with 32 input channels. Each channel is linearly arranged as a multi-stage preamplifier,
a shaper, discriminator, peak detector (PD), time detector (TD) and logic. The bias is laid out horizontally between two groups
of 16 channels. The DACS, registers, and analog buffers are implemented at the back-end of chip.
Laboratory. The other SFP slot uses the UDP communication protocol for transmission of list
mode event data from the detector over Gigabit Ethernet. Further, the user interface is accessible
either through Gigabit Ethernet connection (ZeroMQ Protocol) or console login via the micro
USB serial port. Three 8-channel ADCs with 14-bit resolution are mounted on the back of Figure
6a. The ADCs sample analog data from 12 ASICs, each with a dedicated amplitude (PD) and
timing (TD) port. With the ADC running continuously at 25 Mbps, the data throughput is ≈
8.4 Gbps (3 x 8 x 14 x 25 ) without any meta data headers. Detailed information of the RPM
is reported in [22].
The ASIC carrier boards are fabricated from low loss Rodgers RO4000 R© laminates and
populated with discrete components that are vacuum compatible at 10−6 torr. On each carrier
board, the ASIC locations are determined by the sensor geometry. The HEMARS carrier board
with 12 ASICs installed in a linear arrangement without the sensor is shown in Figure 6b. Figure
2 presents a picture of the same module with the Ge strip sensor wire-bonded to the ASICs.
Similarly, the MARS carrier board with 3 ASICs mounted on each quadrant without the SDD is
shown in Figure 6c. The other discrete components are identical for both boards. Most notable
on each carrier are the 500 pin high density connectors, 24 buffers (2 per ASIC) that drive the
11
Fig. 6. Maia detector upgrade electronics. (a) External readout and processing module (RPM) with Zilinx Zynq-7000 SoC
FPGA including embedded ARM Cortex A9 processor. Two 1 Gbps SFP slots for event receiver and data transmission, Giga-bit
Ethernet and 3 eight channel 25 MSPS 14-bit ADC. High density rigid-flex cable with 500 pin connector (b) HEMARS carrier
board with 12 ASICs mounted in a linear arrangement. (c) MARS carrier board with 3 ASICs mounted per quadrant, compatible
to the Maia detector.
external ADCs on the RPM and the low dropout regulators that supply power to the ASICs. Each
detector module is capable of reading out a maximum of 384 Ge strips or 384 SDD anodes.
V. RESULTS
A. Results from the MARS ASIC Prototype
A true rms meter was used to measure the noise voltage at the output of the shaper on the
auxiliary monitoring port. Figure 7 shows the equivalent noise charge (ENC) as a function of
peaking time with (red trace) and without (blue trace) the linear SDD connected at 248 K. At a
gain of 3600 mV/fC (12.5 keV energy range in Si) and 1 µs peaking time, an ENC of 10 a rms
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was obtained which corresponds to a dynamic range (DR) of ≈ 147. With the sensor connected,
the ENC increased to 13 electrons (DR of ≈ 113). At low gain (600 mV/fC corresponding to
75 keV) and 1 µs peaking time, we measured 21- and 18 a rms with and without the sensor,
corresponding to a dynamic range of 488 and 419 respectively.
The increase in ENC at each gain setting with the sensor connected was due to the added
parasitic interconnection capacitance, the sensor anode capacitance (≈ 100 fF) plus the sensor
leakage current. Regarding the difference in total ENC between low gain (600 mV/fC) and
high gain (3600 mV/fC), this contribution came from the shaper. Compared to the front-end
in [11], the electronic noise without sensor decreased from 14 a rms to 10 a rms in MARS.
This is an improvement for the Maia upgrade. In addition, the front-end power dissipation was
13
Fig. 8. MARS shaper response to 0.55 fC of injected charge at each energy setting and peaking time.
reduced from 11 mW/ch to 3.6 mW/ch. At the system integration level, the assembly process
was simplified as the HERMES and SCEPTER pair were replaced by a one ASIC solution. That
is, either MARS or HEMARS performed complete readout of the sensor, since each channel
implemented the full signal processing chain with dedicated peak and time detectors.
The integrated test generator was used to inject 0.55 fC of charge into the front-end. The
chip was configured so that the shaper output of a channel was multiplexed onto the auxiliary
port where it was monitored with an oscilloscope. Figure 8 shows the recorded waveform at
each gain and peaking time. At 3.6 V/fC, the semi-Gaussian pulse responses had a maximum
amplitude of approximately 2.2 V and a nearly symmetrical return to baseline.
At a gain setting of 1.2 mV/fC and 1 µs peaking time, the MARS ASIC was used to readout
a biased 384 strip germanium sensor that was cooled to 100 K. An 55Fe source and an 241Am
source used to excite molybdenum (Mo) and barium (Ba) targets were used to determine the
ASIC linearity over the 37.5 keV energy range. From left to right, Figure 9 shows the manganese
(Mn) Kα (5.9 keV) and Kβ (6.5 keV), Mo Kα (17.4 keV) and Kβ (19.6 keV) and Ba Kα (32.2
keV) characteristic x-ray photo peaks. A linearity better than ± 1% was achieved.
In addition, Spectral measurements with an 55Fe source were taken with a 32 anode linear
SDD cooled to 253 K. The MARS ASIC was configured for a gain of 3.6 V/fC (12.5 KeV
energy range) and the acquisition was executed at each peaking time. Figure 10a shows the
intensity map of the 32 ASIC channel response. The Mn Kα (5.9 keV) and Kβ (6.5 keV) lines
14
Fig. 9. Energy calibration of detector with a 384 strip Ge sensor at 100K read out by 12 MARS ASICs (1.2 V/fC). X-ray
photons were from 55Fe source and molybdenum and barium targets excited by 241Am. The linearity was better than ± 1 %
Fig. 10. MARS ASIC readout of a linear SDD. (a) Intensity map from a 32 anode linear SDD with the Mn Kα and Kβ lines.
(b) Spectral resolution of the Mn Kα peak range from 170 - 214 eV FWHM from 0.25 - 2 µs peaking time.
are clearly seen. The fitted spectra from one channel is shown in Figure 10b. The measured
FWHM at 5.9 keV were 214 eV, 182 eV, 170 eV and 193 eV at 0.25 µs, 0.5 µs, 1 µs and 2 µs
peaking time respectively. These results confirmed the ENC measurement with the linear SDD
at high gain in Figure 7. Without a radiation source in Figure 7, the total noise amounted to the
measured contributions from the readout electronics, sensor leakage current and capacitance. For
15
Fig. 11. MARS ASIC readout of a 96 pixel silicon PIN diode sensor cooled to -20 ◦C.(a) An 55Fe source and internal test
pulse rate of 2.5 kcps (green) and 25 kcps (black). (b) Zoomed in segment shows a photopeak and test pulse shifts of 2 a.u.
bins.
the spectra in Figure 10b, signal formed inside the sensor experienced statistical fluctuations that
contributed to the noise according to Fano statistics. Inevitably, the photo-peak was broadened
with an effective resolution given by σeff =
√
σstat2 + ENC2.
We investigated the impact of event rate on the photopeak location of spectra collected with
the MARS ASIC reading out a 96 pixel silicon PIN diode sensor cooled to -20 ◦C. Both an
55Fe source and the internal test pulse were tuned for event rates of 2.5 kHz and 25 kHz. From
the plots in Figures 11a and 11b, the peak shift was approximately 2 arbitrary unit (a.u.) bins
as evidenced by the centroids of the Mn Kα and Kβ photopeaks and the test pulse.
B. Results from the HEMARS ASIC
In diffraction studies, photons with energies up to 200 keV are of interest. Since the MARS
chip was primarily designed for use with silicon based detectors, the gain setting was limited
to 75 keV. Analysis with germanium detectors was geared to be used in high energy diffraction
experiments with photon energy as high as 200 keV. The HEMARS ASIC addressed the latter as
its gain selections were optimized for 25 keV to 200 keV in Ge. Figure 12 shows the response
of all 384 channels to an 241Am radioactive source. This has a strong line at 59.5 KeV and
several weak lines at lower energies. The measured resolution was 610 eV FWHM at 59.5 keV.
16
Fig. 12. Spectral response of 12 HEMARS ASICs reading out 384 strips of Ge sensor irradiated by 241Am source.
A 192-strip detector with 0.25 mm pitch was interfaced with the HE-MARS chip. The same
ASIC carrier board as the 384-strip was used, except to accommodate the 192-strip, alternate
ASICs were omitted. Figure 13 shows the detector assembly. The detector showed an energy
resolution of about 770 eV FWHM for a 122 KeV line from a 57Co source. Details of this results
can be found in [22].
Figure 14 shows the measured effect of event rate on peak position with HERMES ASIC and
HEMARS prototype. Selenium (Se) and tungsten (W) foils were excited with the full white beam
spectrum at the Argonne National Laboratory Advance Photon Science (APS) bending magnet
1-BM. This beamline contains photon from 5 keV to energies beyond 100 keV [23]. Germanium
strip sensors cooled to 100 K were used to detect the secondary x-ray photons from the targets.
The Se foil spectra acquired with two HERMES ASICs reading out a 64 strip germanium sensor
shows the Se Kα (11.22 keV) and Kβ (12.49 keV) lines respectively. For this readout system, the
17
Fig. 13. Completed 192-strip detector with HE-MARS. The gold pad shows the omitted ASICs
photopeak shifted by almost one pulse width from 1.5 kcps to 15 kcps. Similar measurements
were taken with fluorescence photons from a W target. Here, a 192 strip detector was readout
by 6 HEMARS ASICs. The tungsten spectra shows the Kα1 (59.32 keV), Kα2 (57.98 keV), Kβ1
(67.24 keV) and Kβ2 (69.08 keV) x-ray emission lines respectively. For rates from 1kcps to 40
kcps, the peak shift was about 2 analog-to-digital unit (ADU) bins. The added capability of high
rate and high throughput was another upgrade to the Maia detector [9].
The MARS and HEMARS ASICs demonstrated minimal shift in the photopeak with rate.
However, it was observed that the token passing readout scheme exhibited preferential bias
towards low address channels at high event rates. We used an x-ray generator producing 17.4
keV photons (Mo Kα) to uniformly irradiate a 384 strip Ge sensor at 100 K. The intensity on
each channel of the HEMARS ASIC was captured in Figure 15. Each line represents the count
from 32 channels on one ASIC. At a rate of 3,000 events/s, the 12 chips reported the expected
integrated intensity shown in Figure 15a, with the anticipated statistical fluctuations. However,
when the rate was increased to 40,000 events/s, it was observed that the integrated intensity
of low address channels was higher than those with higher address. The periodic spikes are
explained by the algorithm used in the logic to arbitrate clusters of four channels. Even though
18
Fig. 14. (a) HERMES x-ray spectra of selenium with a peak shift of approximately one pulse width when the flux increased
from 1.5 kcps to 15 kcps. (b) HEMARS spectra of tungsten with a peak shift of less than 2 analog-to-digital unit (ADU) bins
for flux up to 40 kcps.
the ASIC implemented a sparse readout, the token entered the chip at channel 1 and exited at
channel 32. As a result, at high rates, the low order channels experienced preferential access to
the RPM. Ideally, it was desired for channels to be read in the order in which events arrived.
19
Fig. 15. 12 HEMARS ASIC event response to a flood field illumination from a 17.45 keV x-ray source. (a) at a rate of
≈ 3000/s, the integrated intensity shows normal statistical fluctuations. (b) at a rate of 40,000/s, the low address channels are
systematically processed with preference above high order channels.
To explain Figure 15b, consider a high rate scenario in which channel 20 acquired an event and
signaled to the ASIC global logic that it was ready to be read. The global logic responded by
releasing a token which should bypass all channels and stop in channel 20. Now, assume that
channel 6 released a flag within a clock cycle of 20 reporting, the token would be captured by
channel 6. The problem was further exacerbated if during the time the RPM takes to digitize
the analog outputs of channel 6, other channels with addresses greater than 6 and less than 20
acquired events. This put channel 20 further in the queue to be read. This issue will be addressed
in the next revision to prioritize readout based on the order in which the channels report to the
global logic.
VI. CONCLUSIONS AND FUTURE WORK
Compared to the HERMES ASIC, the MARS and HEMARS ASIC prototypes provided
improved noise, rate and power performance for the Maia detector upgrade. Although there
were enhancements, the ASIC rate was impacted by the 200 ns settling time required for the
chip to come out of analog tri-state. Further, at rates around 40 kcps and above, the token passing
scheme showed preferential readout to low address channels. The ASICs have demonstrated the
20
capability to readout both silicon and germanium sensors with high resolutions for XFS and
EDX experiments at synchrotrons, just to name a few applications.
In our characterization of the ASICs, two issues were observed that will be addressed in the
next revision. First, the initial concept for the system level design required that groups of 3
ASICs share a common ADC on the RPM. This requirement was met at the ASIC level through
the implementation of analog tri-states on the peak detector output (PD) and the time detector
output (TD) so that only the chip being read could put data on the bus. It was observed that
whenever a chip was first accessed for readout, as it came out of tri-state, PD and TD were
slow to settle. On average the settling time should be about 10 ns but TD took as long as 200
ns to settle on the first read, after which it behaves normally. The RPM upgrade implements
parallel readout of the ASICs. Therefore, the tri-stating capability is no longer required and will
be removed. Another improvement involves optimizing the signal path from the peak and time
detectors to the external ADC. That is, lowering the parasitic load while increasing the driving
capability of the buffer. In the next prototype, the on-chip buffer will be revised to drive the
external ADC directly.
Second, the issue with the token favoring low address channels at high rates will be addressed
by eliminating the token passing scheme. Instead, a FIFO based logic will be used to record the
order in which the channels acquire events and perform the readout in the same manner.
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